An Efficient Seeds Selection Method for LFSR-Based Test-per-Clock BIST

نویسندگان

  • Emmanouil Kalligeros
  • Xrysovalantis Kavousianos
  • Dimitris Bakalis
  • Dimitris Nikolos
چکیده

In this paper we propose a new algorithm for seeds selection in LFSR-based test-per-clock BIST. The proposed algorithm uses the well-known concept of solving systems of linear equations and, based on heuristics, minimizes the number of seeds and test vectors while achieving 100% fault coverage. Experimental results indicate that it compares favorably to the other known techniques.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Automated Synthesis of Configurable Two-dimensional Linear Feedback Shifter Registers for Random/Embedded Test Patterns

Abstract A new approach to optimize a configurable twodimensional (2-D) linear feedback shift registers (LFSR) for both embedded and random test pattern generation in built-in self-test (BIST) is proposed. This configurable 2-D LFSR based test pattern generator generates: 1) a deterministic sequence of test patterns for random-pattern-resistant faults, and then 2) random patterns for random-pat...

متن کامل

Mixed-mode Bist Based on Column Matching

A test-per-clock BIST method for combinational or full-scan circuits is proposed. The method is based on a design of a combinational block the decoder, transforming pseudo-random LFSR code words into deterministic test patterns. A Column-Matching algorithm to design the decoder is proposed. The Column-Matching method modified to support a mixed-mode BIST is proposed as well. Here the BIST is di...

متن کامل

An Efficient Mixed-Mode BIST Scheme for Test-Per- Clock Testing

A new design methodology for a pattern generator based on build-in self-test (BIST) scheme is proposed. The phase of pattern generation consists of two components: a pseudo-random test sequence followed by a deterministic one generated by a controlled linear-feedback shift-register (LFSR). Based on theoretical analysis of the proposed test architecture, a controlled linear shift test generation...

متن کامل

An E cient BIST Scheme Based on Reseeding of Multiple Polynomial Linear Feedback Shift Registers

In this paper we describe an optimized BIST scheme based on reseeding of multiple polynomial Linear Feedback Shift Registers LFSRs The same LFSR that is used to gen erate pseudo random patterns is loaded with seeds from which it produces vectors that cover the testcubes of dif cult to test faults The scheme is compatible with scan design and achieves full coverage as it is based on random patte...

متن کامل

Seed and Polynomial Selection Algorithm for Lfsr Test Pattern Generator in Built-in Self-test Environment

Testing integrated circuits is of crucial importance to ensure a high level of quality of product functionality. Testing a digital circuit involves applying an appropriate set of input patterns to the circuit and checking for the correct outputs. The conventional approach is to use an external tester (automatic test equipment ATE) to perform the test. Built-in self test (BIST) techniques have b...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2002